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Abstract—β-Ga2O3 thin-channel metal-oxide-semiconductor 
field-effect transistors (MOSFETs) were evaluated using both DC 
and pulsed I-V measurements. The reported pulsed I-V 
technique was used to study self-heating effects in the MOSFET 
channel. The device was analyzed over a large temperature range 
of 23 to 200°C. A relationship between dissipated power and 
channel temperature was established, and it was found that the 
MOSFET channel was heating up to 208°C when dissipating 2.5 
W/mm of power. The thermal resistance of the channel was 
found to be 73°C-mm/W. The results are supported with 
experimental Raman nano-thermography and thermal 
simulations and are in excellent agreement with pulsed I-V 
findings. The high thermal resistance underpins the importance 
of optimizing thermal management in future Ga2O3 devices. 
 
Index Terms—Channel temperature, gallium oxide, MOSFET, 
pulsed I-V measurements 
 
I. INTRODUCTION 
ESEARCH efforts on the gallium oxide beta (β-Ga2O3) 
polymorph are continuously growing because of its 
thermal and chemical stability, optical transparency, and bulk 
production capabilities using melt growth methods [1]. β-
Ga2O3 has a lot of promise for high-power device applications 
because of its wide bandgap (Eg) of ~ 4.9 eV and estimated 
critical electric field (EC) of 8 MV/cm, resulting in a Baliga’s 
Figure-of-Merit (BFOM) of 3444 [2]. Following the first 
Ga2O3 transistor demonstrations [3], a report by Green et al. 
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validated β-Ga2O3 as a high-power semiconductor material by 
fabricating a MOSFET with a breakdown electric field 
exceeding 3.8 MV/cm, which was the first demonstration of β-
Ga2O3 having a higher breakdown field than both GaN (3 
MV/cm) and SiC (3.18 MV/cm) [4]. These excellent material 
properties have allowed for the development of a wide variety 
of semiconductor devices such as high-voltage Schottky 
barrier diodes (SBDs) [5]–[7] and transistors with high current 
density [8]-[11], high breakdown voltage [3], [4], [12]–[15], 
radio frequency operation [11], [16], and vertical topology 
[17], [18]. Recently, work by Lv et al. demonstrated a source-
field-plated Ga2O3 MOSFET with a record-setting power 
figure-of-merit (Vbr2/Ron,sp) of 50.4 MW/cm2 [19]. 
 One concern with β-Ga2O3 is its low anisotropic thermal 
conductivity [20], [21], posing additional challenges in 
designing high-power Ga2O3 devices with capability to extract 
enough heat to prevent thermal-related failures such as oxide 
breakdown. It has been proposed that effective heat extraction 
in β-Ga2O3 will likely require a combination of top-side and 
back-side thermal solutions [2], [22], [23]. To evaluate these 
methods of heat removal, it is imperative to quantify the 
channel temperature of Ga2O3 devices during operation 
independent of the thermal solution. Previous reports have 
shown success measuring channel temperature using methods 
such as Raman thermography [22], thermo-reflectance 
imaging [24], and electrical measurements [25]. Pulsed I-V 
characterization of β-Ga2O3 FETs has been reported at higher 
power operation by suppressing trapping and thermal effects 
[9]. Joh et al. reported on a simple pulsed I-V method that 
showed the ability to accurately measure the channel 
temperature of GaN high-electron mobility transistors 
(HEMTs) [26]. This method is beneficial because it does not 
require any special device layout or geometry, it can be used 
to measure packaged devices, and provides the channel 
temperature rather than a spatially averaged temperature. In 
this work, we apply the pulsed I-V measurement technique to 
Ga2O3 MOSFETs and prove its capability as a universal 
method to estimate the channel temperature. Raman nano-
thermography was used to validate these results.  This is the 
first report of Ga2O3 MOSFET channel temperature 
measurement that was verified using two separate 
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experimental methods.   
II. EXPERIMENTAL DETAILS 
A. Device Details 
Metal-organic chemical vapor phase epitaxy (MOVPE) was 
used for homoepitaxial growth of a Si-doped β-Ga2O3 thin 
film channel on a (010) Fe-doped Ga2O3 substrate. The 
channel thickness and donor concentration was 65 nm and 
2×1018 cm-3, respectively. Ohmic contacts were formed by 
depositing a Ti/Al/Ni/Au (20/100/50/50 nm) metal stack, 
followed by rapid thermal annealing (RTA) for one minute at 
470 °C in a N2 atmosphere. The ohmic contact resistance was 
estimated to be ~ 11 Ω⸱mm using TLM test structures. From 
Hall measurements, the sheet concentration and mobility of 
the film were found to be 1.33×1013 cm-2 and 90 cm2/V-s, 
respectively. A 20 nm Al2O3 gate dielectric was deposited by 
atomic layer deposition (ALD). A 90 nm SiO2 layer was 
deposited using plasma-enhanced chemical vapor deposition 
(PECVD) to serve as a field oxide layer in the ungated access 
regions. A 0.14 μm gate length (LG) was formed in the SiO2 
layer by etching a trench with CF4 reactive ion etching (RIE) 
with the ALD Al2O3 serving as an etch stop. A 0.7 μm wide 
Ni/Au metal stripe was evaporated over the trench to form a 
T-shaped gate electrode. The Au pad layer was electroplated 
to a thickness of ~5 μm to serve as a heat sink. Fig. 1 shows an 
illustration of the depletion-mode MOSFET structure with 
source-to-drain (LSD) and gate-source (LGS) length of 8 μm 
and ~0.5 μm, respectively.  
 
Fig. 1. Thin-channel β-Ga2O3 MOSFET device schematic. 
 
B. Pulsed I-V Measurement Technique 
Pulsed I-V measurements were performed at temperatures 
ranging from 23°C to 200°C using a DiVA D265 dynamic IV 
analyzer equipped with a gold-plated thermal baseplate. 
Simultaneous control of gate/drain voltage switching times 
were possible for sub-μs pulsewidths. This capability allowed 
the use of previously reported pulsed IV method that showed 
the feasibility in gathering transistor channel temperature 
information through pulsed IV measurements [26]. The 
technique involves a calibration step and measurement step. 
The goal of the calibration step is to gather temperature-
dependent IV data without self-heating effects. To ensure that 
this was the case, we pulsed from zero quiescent gate/drain 
voltage conditions (VGSQ, VDSQ = 0V) and minimized the time 
in which the non-quiescent voltages (VGS, VDS) were active 
using a 200 nanosecond pulse width and 0.02% duty cycle. 
Previous experiments on GaN HEMTs showed that these 
pulsewidth and duty cycle conditions resulted in channel 
temperature measurements where an error of approximately 
6°C was observed [26]. This error was reduced to ~ 0.5°C 
when shortening the pulsewidth to 100 ns.  Unfortunately, we 
were unable to use a shorter pulsewidth because of equipment 
limitations. However, we observed no self-heating effects 
when using a 200 ns pulsewidth, indicated by the complete 
linearity of the pulsed ID-VDS curves up to a 15 V bias. By 
complying with these measurement conditions, we could 
assume that power dissipation did not affect the device 
temperature; thus, the temperature of the transistor channel 
was the same as that of the baseplate (TCH = TBaseplate). The IV 
characteristic was measured by applying a VGS = 0 V and 
sweeping the drain voltage from 0 to 15 V. The on-resistance 
(RON) was determined at each temperature from the ID-VDS 
curve slope. Another key parameter used in this work was the 
maximum drain current (ID,max), which we have chosen to 
define as ID at VDS = 15 V. Once these calibration 
measurements were complete, a temperature-dependent 
relationship was identified for both RON and ID,max. The second 
part of the measurement technique required the use of non-
zero quiescent drain bias conditions to induce self-heating in 
the channel while keeping TBaseplate at a constant 23°C. Here, 
VDSQ and VDS were both varied from 0 to 15 V. Since TCH was 
unknown, the dissipated power (PD = VDSQ  IDQ) was 
calculated for each VDSQ and used to create a relationship 
similar to that in the calibration step (PD vs. RON, ID,max). Thus, 
by using the TCH-dependent data of the calibration step, the 
channel temperature was estimated using the PD-dependent 
data of the measurement step. 
 
C. Raman Thermography Measurement Technique 
Peak temperature in the MOSFET channel was extracted 
using Raman nano-thermography. Titanium dioxide (TiO2) 
nanoparticles with a 30 nm diameter were used to measure the 
temperature at four distinct locations on the MOSFET surface 
above the channel. The nanoparticles were distributed onto the 
device using a suspension of 99.98% pure TiO2 particles 
mixed in methanol. Sonication of this suspense ensured a 
uniform density of particles throughout the methanol. The 
particle-ethanol suspense was drop cast onto the channel. The 
low density and small size of the TiO2 particles minimize their 
effect on channel temperature. During device operation, owing 
to their low heat capacity, TiO2 particles reach thermal 
equilibrium with the device channel almost instantaneously. 
The Raman peak shift of the particles is used to extract 
channel temperature. The temperature calibration method used 
has been previously described elsewhere [27]–[30]. During 
these measurements the wafer was mounted to an electrically 
grounded baseplate at a temperature of 25°C. Self-heating 
effects were evaluated in the device using DC bias conditions 
(VG = 0 V, VDS = 2 – 8V in steps of 2V). Experiments were 
carried out using a 532 nm Ar+ laser and 0.5 NA objective 






A. Pulsed I-V Characterization 
Fig. 2(a) shows the MOSFET DC I-V characteristic of a 
representative device when varying VDS from 0 to 10 V and 
VG from -16 to 0 V in 2 V increments. Fig. 2(b) shows the 
corresponding transfer characteristic while biasing the device 
at VDS = 10 V. The inset shows the ID transfer characteristic 
plotted on a log scale. A peak gm of 12.8 mS/mm was 
observed at VGS = - 13.2 V. A threshold voltage of -15.1 V 
was found through linear extrapolation of the ID–VG curve. 
Fig. 3(a) shows the ID-VDS characteristic when using a bias 
pulsewidth of 200 μs and varying TBaseplate from 23 to 100°C. 
Immediately observed was an expected temperature 
dependence where RON increased and ID,max decreased with 
TCH. However, it can be seen that the slope of the curve does 
not remain linear up to VDS = 15 V, and instead begins to 
saturate as it should if a DC bias were applied. This is due to 
the large 200 μs pulsewidth and 20% duty cycle, where 
unwanted power dissipation is 
 
 
Fig. 2. (a) DC ID-VDS characteristic while varying VG from -16 to 0 Volts and 
(b) Transfer characteristic when applying a 10V VDS. Inset shows ID plotted on 
a log scale. 
causing heat to build up in the channel. Reducing the 
pulsewidth into the sub-μs range has the benefit of minimizing 
TCH self-heating, as has been previously demonstrated for 
AlGaN/GaN devices [31]. For these reasons, as shown in Fig. 
3(b), a 200 ns pulsewidth (0.02% duty cycle) was chosen for 
ID-VDS characteristic measurements. The desired linear IV 
relationship for the entire temperature range was observed. 
The RON had an RT value of 67.9 Ω-mm that increased to 84 
Ω-mm at 200°C (24% increase) whereas ID,max had an RT 
value of 215.2 mA/mm that decreased to 176.4 mA/mm at 
200°C (22% decrease). Figure 3(c) shows a plot of RON and 




Fig. 3. Pulsed ID-VDS characteristic with varying TBaseplate when using a 
pulsewidth of (a) 200 μs and (b) 200 ns. (C) RON, ID,max parameters obtained 
from ID-VDS characteristic and plotted versus TCH. 
 
In the measurement step we used the same pulse conditions 
of 200 ns and 0.02% duty cycle, but also set the baseplate 
temperature to 23°C and used a non-zero VDSQ to dissipate 





ID-VDS characteristic under these conditions for a VDSQ 
ranging from 2 to 15 V. The dissipated power was calculated 
for each VDSQ condition using PD = VDSQ  IDQ then plotted 
versus RON and ID,max as shown in Fig. 4(b). Using the RON–
TCH and ID,max–TCH data from Fig. 3(c), along with the RON–PD 
and ID,max–PD data from Fig. 4(b), we were able to extract a 
family of equations [(1) - (4)]. From (1) – (4) we then obtained 
(5) and (6), which relate PD and TCH. Interestingly, (5) and (6) 
were nearly identical even though they were obtained 
separately using RON and ID,max. Fig. 5 shows the estimated 
TCH as a function of PD as obtained from (5) and (6). The 
thermal resistance (RTH) was extracted from the slope of the 
two TCH–PD curves using a least squares fit over the whole 
dataset, and estimated as the average value of 73 °C-mm/W. 
 
 
Fig. 4. (a) Pulsed ID-VDS characteristic when VDSQ = 0 – 15 V and (b) resulting 
RON, ID,max versus PD data. 
 
0.09 65.96ON CHR T=  +                               (1) 
,max 0.22 218.86D CHI T= −  +                              (2) 
6.64 67.63ON DR P=  +                                (3) 
,max 16.87 216.33D DI P= −  +                              (4) 
70.63 17.73CH DT P=  +                                (5) 
76.78 11.52CH DT P=  +                                (6) 
 
 
Fig. 5. Two independent estimations of TCH that were found through RON and 
ID,max. The resulting thermal resistance of 73°C-mm/W was found from the 
TCH-PD slope. 
 
B. Raman Thermography 
Fig. 6(a) shows the four locations of TiO2 nanoparticles on 
the device surface during Raman thermography 
measurements. The Raman spectra of the TiO2 particles was 
measured at each distinct location as a function of PD. Four 
varying amounts of PD were used (0.228, 0.517, 0.698, and 
0.904 W/mm). Fig. 6(b) shows the resulting TCH data as a 
function of TiO2 nanoparticle location. The source, gate, and 
drain locations have also been denoted here using black 
arrows. The maximum TCH was observed on the drain-side of 
the gate at a distance of 2.46 µm from the edge of the source 
contact for every amount of PD. This is consistent with 
previous thermal characterization reports on Ga2O3 MOSFETs 
[22]. The TCH measured at distances of 0.20 and 3.47 µm were 
all relatively similar in comparison for every PD.  
The pulsed I-V technique described in this work results in 
an average TCH (and RTH), whereas the Raman thermography 
measurement technique provides spatial information laterally 
across the channel. To better understand these two separate 
TCH-PD datasets the spatial TCH information in Fig. 6(b) was 
plotted as a function of PD as shown in Fig. 6(c). The RTH 
found at each TiO2 nanoparticle location is shown on the 
figure, and varies from 47 – 66 °C-mm/W. Colored lines show 
the linear fits for each TiO2 nanoparticle location and their 
slopes were used to estimate RTH.  
Fig. 7 shows comparative TCH-PD data measured using the 
two techniques. The pulsed I-V data shown is an average of 
the two datasets shown in Fig. 5, where an RTH of 73 °C-
mm/W is observed. An average TCH was taken for each TiO2 
particle to study how the Raman nano-thermography 
technique might vary from the pulsed I-V method. Taking this 
average resulted in an RTH of 59 °C-mm/W, which is 19.2% 
lower than the value found when using pulsed I-V. It is likely 
that these two RTH values would converge if more TiO2 
nanoparticles were used in the Raman measurements in areas 
underneath the drain-edge of the gate where the majority of 






Fig. 6.  (a) Position of TiO2 particles on device surface indicated by red X, (b) 
TCH data found by Raman thermography measurements using four different 
amounts of dissipated power at each distinct TiO2 particle position, and (c) 
TCH-PD data at each TiO2 location. Colored lines show linear approximations 
used to find RTH for each TiO2 location on the device surface. 
 
observed. This point is further proven when looking at the 
thermal simulations in Fig. 8. Fig. 8(a)-(c) shows thermal 
simulations at varying levels of resolution with PD = 1 W/mm.  
Fig. 8(d) shows the temperature profile along the gate width of 
the device centered at the drain-edge of the gate. This result  
 
 
Fig. 7. Comparative TCH-PD datasets when using the Raman 
nanothermography and pulsed I-V measurement techniques. 
 
indicates that the temperature gradient along the gate doesn’t 
vary with much significance. In fact, with respect to the TiO2 
nanoparticle locations along the gate we only observe a ΔT = 
3°C.  Fig. 8(e) shows the temperature profile along the 
channel length. The channel length profile was taken at the 
center of the channel (25 μm along the gate width).  In this 
case, we do observe a large temperature gradient with a 
maximum at the drain-edge of the gate. 
IV. DISCUSSION 
This set of measurements were performed on a β-Ga2O3 
MOSFET with a specific device geometry. However, the 
nature of the measurement technique of providing a reference 
from the baseplate temperature for very short pulse durations 
allows channel temperature measurements to be applied to 
devices with similar geometries. Others have reported similar 
pulsed I-V methods that were used to identify the RTH of 
Ga2O3 MOSFETs [25]. These findings along with data 
obtained through Raman thermography [22] and simulation 
[32] can be seen in Table I. Some additional device layout-
specific parameters are shown for comparison purposes. 
The RTH data shown in Table I summarizes the available 
Ga2O3 MOSFET RTH data that has been published to-date. The 
data shown here includes (A) this work, (B) pulsed I-V data 
from Wong et al. [25], (C) simulation data from Singh et al. 
[32], and (D) Raman thermography data from Pomeroy et al. 
[22]. An RTH value was not reported for Device C, but rather a 
plot of channel temperature as a function of power dissipation 
at an ambient temperature of 25°C. To compare the results for 
these four devices, we used the method described in this work 
to find the RTH of Device C. Interestingly, this resulted in an 
RTH of 116°C-mm/W, which was significantly higher than that 
reported by the other three papers. There are many variables 
that can alter RTH (e.g. channel dimensions, substrate, ambient 
temperature, etc.). However, it appears that Devices B and C 
had a near-identical device layout, a (010)-oriented Fe-doped 
Ga2O3 substrate, and only a minor 5°C ambient temperature   
 
Fig. 8.  (a)-(c) Thermal simulations at varying resolutions while applying a PD = 1 W/mm. Temperature profiles are plotted (d) across the gate 






Parameter A [this work] B [25] C [32] D [22] 
RTH (°C-mm/W) 73 / 59 48 / 56 116* 88 
TAmbient (°C) 23 / 25 20 / 125 25 25 
Meas. Tech. PIV / Raman PIV Sim. Raman 
Substrate (010) Fe-doped Ga2O3 with 650 μm thickness 
dCH (nm) 65 300 300 300 
ND (cm
-3) 2E18 3E17 3E17 3E17 
LSD (μm) 8 22 22 44 
LG (μm) 0.14 2 2 4 
LGD (μm) 7.36 15 15 30 
LGS (μm) 0.5 5 5 10 
WG (μm) 50 - 500 200 
# of Fingers 2 1 - 1 
dAl2O3 (nm) 20 20 20 20 
HFP (nm) 90 - 400 400 
Comparison of this work (Device A) with previously reported β-Ga2O3 
MOSFET thermal resistance values and corresponding device fabrication 
properties. HFP represents the field-plate height.  
* RTH not reported; estimated here by linear fitting of TCH-PD data. 
 
difference. Device B used a similar approach to that first 
reported by Joh et al., but since a linear IDS-TCH relationship 
was not observed, they instead altered the technique by using a 
VDS-dependent IDS-TCH calibration. From this calibration data,  
 
they were able to obtain a relationship between channel 
temperature and DC power density, resulting in an RTH of 48 
°C-mm/W at 20°C. The data for Device C was found using  
single pulse thermal simulations where the channel 
temperature transient was evaluated at various amounts of 
power dissipation. The RTH of 88°C-mm/W reported for 
Device D is similar to what was found in this work, despite 
some major device fabrication differences. 
As seen in Table I, the devices tested in this work are more 
tightly scaled than those previously examined elsewhere, with 
smaller LG and higher channel doping leading to a smaller and 
more tightly confined depletion region.  During Ga2O3 
MOSFET operation the majority of heat will be generated 
below the gate on the drain-side of the channel, and we expect 
that the physically small region for this thermal load will 
contribute to a larger temperature gradient and larger 
differences overall.  As shown in Fig. 6(b), this is where we 
observed the highest TCH.  We believe this is one reason for 
the significant RTH difference observed between the pulsed I-V 
results of this work and those from Device B in Table I. 
Device B had channel dimensions that were quite large in 
comparison to the MOSFET analyzed here, and since the 
pulsed I-V method provides an average RTH of the channel, the 
heat created at the drain-side below the gate region has a 
lessened impact on RTH.  
V. CONCLUSION 
Pulsed I-V measurements were performed to evaluate self-
heating effects in β-Ga2O3 thin-channel MOSFETs. 
Characterization was performed within a wide temperature 
range of 23 to 200°C using sub-μs pulsewidths. The ID,max and 
RON were measured at each temperature, then used to identify 
a TCH-PD relationship. The TCH was found to have a linear 
dependence on PD, and a maximum TCH of 208°C was 
observed for a PD of 2.56 W/mm. The MOSFET channel was 
found to have a RTH of 73°C-mm/W, which is in agreement 
with previous reports that analyzed channel temperature in β-
Ga2O3 MOSFETs. Additional self-heating characterization 
was performed using Raman nano-thermography, which 
resulted in an average RTH of 59°C-mm/W. Further reducing 
the RTH in Ga2O3 devices by developing more efficient 
thermal management approaches will be important for 
improving performance. This work describes one possible 
thermal characterization method that can be used to evaluate 
new heat extraction concepts.  
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